10b 150MS/s 0.4mm2 45nm CMOS ADC based on process-insensitive amplifiers
نویسندگان
چکیده
A 10b 150MS/s 0.4mm pipeline ADC is implemented in a 45nm CMOS process. The input SHA, employing four charge-redistributed capacitors, converts single-ended or differential input signals of 1.2Vpp to differential outputs of 0.8Vpp for a low supply voltage of 1.1V. The process-insensitive high-gain amplifiers in the SHA and MDACs are based on gainboosting, pseudo-differential output pair, and continuous-time common-mode feedback circuits to overcome various performance limitations that are observed in deep nanometer CMOS technologies. The MDAC2 and MDAC3 share a single high-gain amplifier to reduce the input memory effect, chip area, and power dissipation. The measured DNL and INL are within 1.06 and 1.29LSB, respectively. At 150MS/s, the prototype ADC shows a maximum SNDR of 51.8dB and a maximum SFDR of 63.7dB with a 1.2Vpp sinusoidal input and consumes 47.3mW.
منابع مشابه
A Circuit-Shared Double-Channel Low-Power 10b 170MS/s 0.18um CMOS ADC
This work proposes a 10b 170MS/s 0.18um CMOS pipeline ADC based on a double-channel op-amp sharing scheme to minimize power consumption. All the amplifiers of the ADC are continuously processing dual-channel signals regardless of clock phases. The measured differential and integral nonlinearities of the ADC are less than 0.31LSB and 0.72LSB. The prototype ADC with an active die area of 1.28mm s...
متن کاملA 10b 120MS/s 0.18um CMOS Pipeline A/D Converter Based on a Supply-Insensitive CMOS Reference Circuit
This paper proposes a 10b 120MS/s ADC with a supply-insensitive current reference based on six circuit elements. The simulated reference shows a mean supply rejection of 1.1%/V between 1.6V and 2.0V. The measured ADC demonstrates a differential non-linearity of 0.18LSB and a dynamic performance of 9 effective numbers of bits.
متن کاملThe impact of CMOS scaling projected on a 6b full-Nyquist non-calibrated flash ADC
. A 6-bit 1.2 Gs/s non-calibrated flash ADC in a standard 45nm CMOS process, that achieves 0.45pJ/conv-step at full Nyquist bandwidth, is presented. Power efficient operation is achieved by a full optimization of amplifier blocks, and by innovations in the comparator and encoding stage. The performance of a non-calibrated flash ADC is directly related to device properties; a scaling analysis of...
متن کاملA Variability Tolerant System-on-Chip Ready Nano-CMOS Analog-to-Digital Converter
As integrated circuit technologies progress to nanoscale, process variations become relatively large and significantly impact circuit performance. The proactive management of process variation during the design process is critical to ensure effective device yield and to keep manufacturing costs down. In the present scenario, designers are searching for analog-to-digital converter (ADC) architec...
متن کاملA Reconfigurable 10MS/s to 100MS/s, 0.5V to 1.2V, 0.98mm, 10b Low-Power 0.13um CMOS Pipeline ADC
This work describes a reconfigurable 10MS/s to 100MS/s, 0.5V to 1.2V, 0.98mm, 10b low-power 0.13um CMOS two-step pipeline ADC. The SHA employs gate-bootstrapped sampling switches and a two-stage amplifier based on a low-threshold NMOS differential input stage to obtain 10b accuracy even at a 0.5V supply. A signal-isolated all directionally symmetric layout reduces the MDAC capacitor mismatch wh...
متن کامل